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Abstract—In VLSI chip design flow, Static Timing Analysis
(STA) is used for fast and accurate analysis of data-path delay.
This process is fast because delay is picked from Look Up Tables
(LUT) rather than conventional SPICE simulations. But accuracy
of this method depends upon the underlying delay model with
which LUT was characterized. Non Linear Delay Model (NLDM)
based LUTs are quite common in industries[1]. These LUT
requires huge amount to time during characterization because
of huge number of SPICE simulations done at arbitrary points.
To improve this people proposed various other delay models like
alpha-power[2] and piecewise[3] linear delay models. Bulusu et.
al.[4] proposed Linear Delay Model(LDM) which reduces LUT
generation time to 50 percent. LDM divides delay curve w.r.t
input rise time(trin) into two different region one is linear and
other is non-linear. This boundary point between linear and non-
linear region was called break point (trb). Linear region will be
done if we simulate at only two points. This advantage will be
possible by having knowledge of this break point at various PVT
corners. In this paper, We will analyze this break point and will
give a formula to find out this at various PVT corners. Knowledge
about (trb) will restrict LUT simulations only in non-linear region
and will help us in saving huge amount of time during LUT
characterization.
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I. INTRODUCTION
In Static Timing Analysis, hold and setup time violations
have to be validated. For a combinational circuit, setup time
of the flip-flop puts the constraint on upper limit of the delay
while hold time puts a constraint on lower limit. This makes
accurate estimation of data-path delay necessary.
There are various ways to estimate this data-path delay
but LUT based delay estimation is fastest one. An LUT
holds delay values of a circuit at various corners of input
rise time(TR)1 and output load (CL). For different type of
standard gate like NAND, NOR, NOT a different LUTs are
characterized and this process is replicated at various Process,
Supply Voltage and Temperature (PVT) corners. .
These TR and CL points are chosen arbitrarily or at uniform
intervals. Each point requires an SPICE simulation. If multi-
plied for all values of TR and CL, it takes a huge amount of
1trin is input rise time from 20% to 80% of transition and TR is with
respect to 0 to 100% of transition.
time. Bulusu et al.[4] used the fact that delay varies linearly
up to some extent with TR and CL and could reduce the
number of required simulations greatly. They exploited this
linear variation by choosing simulation points of TR and CL
only in non-linear region. Thereby getting away with only two
simulations point in linear region.
In this paper, We will summarize the linear delay model in
Section II. In Section III, We will calculate trb for various CL,
Supply Voltage (VDD), Temperature and in Section IV will
verify these calculations using HSPICE simulation. Finally in
section V, We will give a model for trb that will enable us to
extract out linear region at various Voltage and Temperature
corners. This in turn will reduce number of required simula-
tions at any PVT corner.
II. SUMMARY OF LINEAR DELAY MODEL[4]
For the NOT gate shown in the figure 1 delay (between 50%
input to 50% output) can be written as
Fig. 1: A CMOS Inverter and it’s Input/Output
Delay =
TR
2
+ ∆t1 + ∆t2 (1)
Here we assume that when input reaches VDD, Vout drops
a little and keeps NMOS in saturation. NMOS is also in
saturation for time TR to TR + ∆t1. NMOS falls into linear
region from TR + ∆t1 to TR + ∆t1 + ∆t2. Vout(TR) can be
calculated by charge discharged during time 0 to TR.
∆Q(TR) =
∫ TR
0
I.dt (2)
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I = 0.5µnCox
W
L
(VGS − Vth)2 (3)
where
VGS =
VDD
TR
t (4)
∆Q(TR) =
1
6
µnCox
W
L
TR
VDD
[(VDD − Vth)3 + (Vth)3] (5)
∆Q(TR) = STTR (6)
where
ST =
1
6
µnCox
W
L
1
VDD
[(VDD − Vth)3 + (Vth)3] (7)
∆Q(TR) = (CL + CP )(VDD − Vout(TR))) (8)
Vout(TR) = VDD −
1
6µnCox
W
L
TR
VDD
[(VDD − Vth)3 + (Vth)3]
CL + CP
(9)
∆t1 can be calculated by same method, but in this current
will remain constant as VGS is constant and is equal to VDD.
[Vout(TR)− (VDD − Vth)](CL + CP ) =
∫ TR+∆t1
TR
Iconst.dt
(10)
where
I = 0.5µnCox
W
L
(VDD − Vth)2 (11)
Since I is constant, integration simplifies as
[Vout(TR)− (VDD − Vth)](CL + CP )
= 0.5µnCox
W
L
(VDD − Vth)2∆t1 (12)
∆t1 =
(Vth)(CL + CP )− STTR
0.5µnCox
W
L (VDD − Vth)2
(13)
Similarly we can calculate ∆t2, when NMOS is in linear
region
∆t2 = α(CL + CP )
1
µnCox
W
L (VDD − Vth)
(14)
Using Equation 1 , 13, 14 we can write Delay as
Delay = K1TR +K2CL +K3 (15)
where
K1 = [0.5−
1
6µnCox
W
L
1
VDD
[(VDD − Vth)3 + (Vth)3]
0.5µnCox
W
L (VDD − Vth)2
] (16)
K2 = [
Vth
0.5µnCox
W
L (VDD − Vth)2
+
α
µnCox
W
L (VDD − Vth)
]
(17)
K3 = [
VthCP
0.5µnCox
W
L (VDD − Vth)2
+
αCP
µnCox
W
L (VDD − Vth)
]
(18)
Our initial assumption was of NMOS being in saturation
till time TR. For this assumption to be valid, Vout(TR) should
be greater than VDD − Vth i.e.
Vout(TR) ≥ VDD − Vth (19)
VDD − STTR
CL + CP
≥ VDD − Vth (20)
TR ≤ (CL + CP )Vth1
6µnCox
W
L
1
VDD
[(VDD − Vth)3 + (Vth)3]
(21)
trb =
(CL + CP )Vth
1
6µnCox
W
L
1
VDD
[(VDD − Vth)3 + (Vth)3]
(22)
III. trb CALCULATIONS FOR VARIOUS VOLTAGES AND
TECHNOLOGY CORNERS
A. Variation with CL
In this section we will mathematically analyze the behavior
of trb with CL.
trb =
(CL + CP )Vth
1
6µnCox
W
L
1
VDD
[(VDD − Vth)3 + (Vth)3]
(23)
trb is directly proportional to CL, so we can write trb as
trb = M1CL +M2 (24)
where
M1 =
Vth
1
6µnCox
W
L
1
VDD
[(VDD − Vth)3 + (Vth)3]
(25)
and
M2 =
CPVth
1
6µnCox
W
L
1
VDD
[(VDD − Vth)3 + (Vth)3]
(26)
Now to model the exact behavior of trb, we need to know
the behavior of constants M1 and M2 with supply voltage
VDD and with chip temperature.
B. Variation with Supply Voltage
On Simplifying Equation 25 and 26, we get
M1 =
Vth
1
6µnCox
W
L
1
VDD
V 3DD[(1− 3 VthVDD ) + ( VthVDD )3]
(27)
That can be further approximated. Since ( VthVDD )
3  1 , M1
can be written as
M1 ≈ Vth1
6µnCox
W
L
1
VDD
V 3DD[(1− 3 VthVDD )]
(28)
On further simplification
M1 ≈ Vth1
6µnCox
W
L V
2
DD
(29)
So M1 is inversely proportional to V 2DD.
Similarly M2 can be characterized, as
M2 ≈ CPVth1
6µnCox
W
L V
2
DD
(30)
C. Variation of M1 and M2 with chip temperature
In the formula of M1 in equation 25, parameters which
are varying with temperature are mobility (µn) and threshold
voltage (Vth).
For Silicon, mobility of electrons µn varies with tempereture
as follows [5].
µn ∝ T−2.4 (31)
Similarly Vth varies as -3mv/oC [6]
Vth(T1) = Vth(T2)− 0.003∆T (32)
Where
∆T = T1 − T2 (33)
Combining equation [29, 31, 32], we see intuitively that
while mobility increase M1 and M2 by a factor of T 2.4, Vth
reduces it to some extent. So we can roughly write it as
M1 ∝ T 2 (34)
M2 ∝ T 2 (35)
IV. OBSERVATIONS THROUGH HPSICE SIMULATIONS
We simulated CMOS NOT gate of figure 1 using HSPICE
at 45nm technology node. We collected values of delay (from
50% input to 50% output) by varying input rise time (TR)
from 1ps to 500ps at various load capacitances. Figure 2 shows
delay of NOT gate with respect to TR for various values of
CL.
Fig. 2: Delay vs TR at various CL and their linear regions
Figure 2 verifies that delay varies linearly up to certain
extent. We captured this extent (trb) and plot it with various
values of CL.
Fig. 3: trb vs CL and a Linear Fit on it
Figure 3 verify our claims of equation 24 where we predi-
cated trb to vary linearly with CL.We also plotted variations
of trb with supply voltage (VDD).
Fig. 4: trb vs VDD and a power function Fit on it
Since M1 [Eq. 29] and M2 [Eq. 30] both were inversely
proportional to V 2DD, trb is also inversely proportional to V
2
DD.
When we plotted simulation results of trb vs VDD shown in
figure 4, we observed that it is varying in the predicated way.
By fitting power function we observed that it varies as V −2.2DD ,
which is approximately equal to -2.
In Equation 34, we proved that both M1 and M2 are
proportional to T 2. Which implies same with trb. By Plotting
trb with temperature (T ) shown in figure 5, we observed that
trb varies almost similar to the mathematical prove with T 1.87.
Fig. 5: trb vs Temperature and a power function Fit on it
V. MODELLING trb
For NOT gate we have seen the behavior of trb with Widths,
Temperature, Supply Voltage and Load Capacitance.
A. Adjusting WL variations
from equation 25, 26 it is clear that slope of trb curve varies
inversely with temperature while its intercept is constant. To
model this, we will calculate two reference values of trb at
CL1 and CL2 and then we will model these for different
widths.
Sloperef =
trb ref2 − trb ref1
CL2 − CL1 (36)
Slopenew =
Sloperef ∗ (WL )ref
(WL )new
(37)
Interceptref =
CL1 ∗ trb ref2 − CL2 ∗ trb ref1
CL1 − CL2 (38)
Interceptnew =
CL1 ∗ trb ref2 − CL2 ∗ ttb ref1
CL1 − CL2 (39)
So trb at any width can be written as
trb =
Sloperef ∗ (WL )ref
(WL )new
∗ CL +
CL1 ∗ trb ref2 − CL2 ∗ trb ref1
CL1 − CL2 (40)
B. Adjusting T variations
From equation 34, it is clear that both slope and intercept
varies in accordance with square of temperature. So trb can
be generalize as follow.
trb =
Sloperef ∗ (WL )ref
(WL )new
∗ CL +
CL1 ∗ trb ref2 − CL2 ∗ trb ref1
CL1 − CL2 ∗
Tnew
Tref
(41)
C. Adjusting VDD variations
From equation 29, it is clear that both slope and intercept
varies in accordance with inverse square of supply voltage. So
trb can be generalize as follow.
trb =
Sloperef ∗ (WL )ref
(WL )new
∗ CL +
[
CL1 ∗ trb ref2 − CL2 ∗ trb ref1
CL1 − CL2 ∗
Tnew
Tref
∗ VDDref
VDDnew
] (42)
D. Adjusting Technology node variations
From equation 29, it is clear that both slope and intercept
varies linearly with technology node. So trb can be generalize
as follow.
trb =
Sloperef ∗ (WL )ref
(WL )new
∗ CL +
[
CL1 ∗ trb ref2 − CL2 ∗ trb ref1
CL1 − CL2 ∗
(
Tnew
Tref
)2 ∗ ( VDDref
VDDnew
)2 ∗ Lnew
Lref
] (43)
VI. LUT CHARACTERIZATION USING BREAK POINT
FORMULA
In previous sections we captured how trb behaves with
output load CL, supply voltage VDD and on chip temperature
variations. This formula tells that if we have trb value at
one corner, we can calculate it’s value at other node very
easily. This approach will help us in determining linear region
of delay curve at any CL, VDD and temperature value. For
LUT characterization, we will store the value of trb for two
different corners and will calculate subsequent trb using trb
model developed in previous sections. To get a feel of this, we
can consider characterization of a look up table for NOT gate
between TR range 1ps to 100ps and CL range 1ff to 10ff.
If we use traditional LUT characterization methods, we will
divide this range into equal intervals. We will divide TR range
into 20 points each of 5ps interval and CL range into 10 point
each of 1ff interval, it will require 20x10 i.e . 200 SPICE
simulations. With this new approach, we will calculate trb
values from our model at various CL, which turns out as in
figure 6.
Fig. 6: trb at various values of CL
Figure 6 tells that we need only 2 simulations for CL having
values 2ff to 10ff as whole region is linear, where as we will
need 2+8 =10 simulations for CL of value 1ff as 60% of region
is linear. This in turn requires a total of only 28 (10+2x9=28)
simulations. Thus we could save around 86% of simulations.
VII. CONCLUSION
SPICE simulation at any particular corner has many ad-
vantage. Apart from giving delay it also gives power. In
linear region we can do our LUT characterization without
the need of simulations. But we will not have any idea about
power consumption. So if power consumed is not our concern,
demarcation of delay curve into two different region viz linear
and non-linear helps us in fastening the process of LUT
characterization. In future we can investigate similar kind of
linear behavior in power consumption also which will obviate
the need of SPICE simulation in linear region completely.
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